

Parallel I/O Interface to the Neuron® Chip

October 1991

LONWORKS™ Engineering Bulletin

The NEURON CHIP parallel I/O object permits bidirectional data transfer at rates of up to 3.3 Mbps. A NEURON CHIP may communicate with another NEURON CHIP, as in a LONTALK™ application-level router, or with any other microprocessor or microcontroller.

The physical interface to the parallel I/O object is accomplished through the eleven I/O pins of the NEURON CHIP. No other I/O objects of the NEURON CHIP may be used in conjunction with parallel I/O. In addition to the physical interface, a token-passing, handshaking protocol is implemented by the NEURON CHIP firmware as a way to establish synchronization and prevent bus contention.

The NEURON C programming language provides several built-in functions that enable the use of the parallel I/O object without the need for detailed, hardware-level knowledge of the handshaking protocol. These functions are discussed in detail in the NEURON CHIP-to-NEURON CHIP interface section of this document.

For increased design flexibility, the NEURON CHIP provides several modes of operation for the parallel I/O object: Master, Slave A, and Slave B. The different attributes of each mode can be used to tailor the NEURON CHIP for a specific application.

The master mode is the intelligent mode of the parallel I/O object. In this mode, the NEURON CHIP controls the handshaking protocol between itself and the attached processor, which is in the slave mode. While in the master mode, the NEURON CHIP may be interfaced to another NEURON CHIP (in slave A mode), a microprocessor, or a microcontroller.

In the slave A mode, the NEURON CHIP is under control of a master. The master in this case is generally another NEURON CHIP (in master mode), although a microprocessor or microcontroller could also act as the master. In this configuration, only one master and one slave can be connected together.

The slave B mode is logically similar in operation to the slave A mode; however, the handshaking process and the data bus control are specifically tailored for use in a microprocessor bus environment. This is useful when interfacing a NEURON CHIP to a microprocessor or microcontroller, or when there is a need for multiple slaves on the same parallel bus (e.g., PC bus interfacing).

Figure 1 illustrates the application of the different parallel I/O modes. Although all possible interfacing scenarios are shown, not all can be considered for every application. Certain applications, such as a NEURON CHIP-to-NEURON CHIP connection, have only one solution (master to slave A), while interfacing a foreign processor to the NEURON CHIP can be accomplished in several ways depending on available hardware and software resources.




Figure 1. Possible master/slave connections for the NEURON CHIP.

In a non-NEURON CHIP (foreign processor) interface, it is assumed that the microprocessor or microcontroller involved has the ability to execute the token passing algorithm dictated by the attached NEURON CHIP. This usually consists of a hardware interface and a software program that duplicates the actions of a NEURON CHIP.

NEURON CHIP Interface

The NEURON CHIP parallel I/O interface consists of eight I/O and three control lines. Figure 2 shows the assignment of the NEURON CHIP pins for each of the parallel I/O modes.




Figure 2. Pin assignments for the three modes of parallel I/O.

The ~CS line is always driven by the master and, when active, signifies that a byte transfer operation is currently in progress. A low pulse on this line strobes the data into either the master or slave.

The type of data transfer actually taking place, either a read or a write (with respect to the master), is assessed by the level of the R/~W line at the time the ~CS line is pulsed low. The R/~W line is driven by the master.

The HS (handshake) line is always driven by the slave. It informs the master that the slave is busy. In effect, the HS line can be treated as a slave-busy signal. When high, it is the slave's turn to perform an action (read or write command and data); otherwise, it is the master's turn to access the bus.

The A0 pin, driven by the master and only available on the slave B mode, is the address pin that selects between the data register or the control register containing

€ ECHELON 3

the HS bit. The HS bit is the least significant bit of the control register (D0 line). The remaining bits of the control register are unused. The explicit HS polling required by the master is what separates the microprocessor bus-compatible slave B mode from the slave A mode.

It is possible for the master device to come online and poll the HS line before the NEURON CHIP Slave has had a chance to set the proper level on this line. To prevent the master from reading invalid data on the HS line line, it is recommended that this line be pulled high through a pull-up resistor for a slave A NEURON CHIP. For a slave B NEURON CHIP, the D0 line should be pulled high.

Handshake Protocol

The handshake protocol implemented by the NEURON CHIP firmware permits coexistence of multiple devices on a common bus. At any given time, only one device is given the option of writing to the bus. A virtual write token is passed alternately between the master and the slave on the bus in an infinite, ping-pong fashion. The owner of the token has the option of writing data, or alternatively, passing the token without any data.

Figure 3 illustrates the token passing operation between a master and a slave.




Figure 3. Handshake protocol sequence between master and slave.

Multiple slaves (slave B) on a common bus, with multiple write tokens, can also be supported by the token-passing protocol. In such a case, the master must keep track of all outstanding write tokens and accordingly direct bus traffic. This is a special application of the parallel I/O object and will not be addressed in this document.

Once in possession of the write token, a device may perform one of several operations (as shown in figure 3): write data, pass token, resynchronize (master only), or acknowledge resynchronization (slave only).

The sequence of events for each of the above operations is the same every time, for either the master or the slave (A or B). However, the degree to which the user is exposed to the underlying token-passing operations is varied depending on the actual device involved. Built-in tools within the NEURON C language allow for straightforward software coding of the NEURON CHIP. This translates to a transparent token-passing protocol, which in turn results in program simplicity and a lower probability of communication errors.

On the other hand, if a NEURON CHIP is interfaced to a non-NEURON processor (foreign processor), the responsibility of token passing falls in the hands of the attached processor. Although the software program on the NEURON CHIP side is still trivial, the user must now explicitly implement the token-passing protocol on the foreign processor side. The following section describes the token-passing protocol in detail.

Protocol Commands

The byte format of the command options available to the token holder are further described in figure 4.




Figure 4. Possible alternatives available to the token holder.

These commands are the building blocks on which all communication between a NEURON CHIP parallel I/O and the outside world are based. Only one of the above commands can be performed by the token holder at any given time. Upon completion of the command, the token is passed to the other device. The attached

device now has the opportunity to execute a command. The write token is thus passed back and forth between the master and slave indefinitely.

Each command is made up of a fixed sequence of read and write operations to the bus by both the master and the slave. These operations define the actual handshaking process required by each command. The state transition diagram for each command is shown in figure 5.




Figure 5. Micro-operations of the handshake protocol.

Master read and write operations are performed by a negative pulse (high to low to high) on the ~CS line. For the read operation, this causes the slave to put the data on the bus so that it may be strobed in by the master. In the case of the write operation, the data on the bus is strobed into the slave's input buffer. For both read and write, the actual data is latched (strobed) on the rising edge of ~CS. The low-to-high transition of the ~CS causes the HS line to go high (the only exception to this is when the master reads the control register in the slave B mode. HS in unaffected in this case).

The EOM byte always terminates a command and is never actually read by the device it is sent to. The EOM byte is used by the slave to toggle the state of the HS line at the end of a command in order to pass the write token.

The HS line is the main handshaking control signal used to control actual data transfers. The action of a master reading from or writing to the bus sets the HS line high. This is a hardware controlled, not a firmware controlled, action. When the slave performs a read or a write, the HS line is set low again. When a foreign processor is the master, the HS line must be explicitly polled by that processor's software routine to properly initiate the read and write operations (controlled by the ~CS and R/~W lines).

Synchronization

Upon a NEURON CHIP reset, the write token is, by definition, in the possession of the master. Syncronization across the parallel bus is required by the NEURON CHIP following any reset condition. The purpose of this step is to prevent a state from occurring where the NEURON CHIP assumes that the device attached to it is in a given state when it may not be. The results of this misunderstanding could be false starts of data transfers, or incorrect data transfers. This is automatically accomplished by the NEURON CHIP through the use of a synchronization sequence.

The NEURON CHIP's automatic synchronization process occurs just before the reset clause of the application program is executed, and just after configuration of the NEURON CHIP's I/O pins. Prior to this step the NEURON CHIP's I/O pins are configured as inputs, which is always the case immediately following NEURON CHIP reset.

The automatic synchronization sequence carried out by the NEURON CHIP is dependent on the mode of its parallel I/O object. If the NEURON CHIP is a master, then following a reset, it will initiate a resynchronization command. If the NEURON CHIP is a slave (A or B) then it will await the arrival of a resynchronization command from the master (any other command will be ignored).

The parallel I/O object provides a way to explicitly synchronize the devices when a foreign processor is the master. This enables the foreign processor to ascertain the integrity of the communication medium, and re-establish a predetermined state, at any time. Aside from the initial synchronization necessary after a reset, the foreign processor is not required to perform this operation at any other time. The capability, however, is provided for the system designer in case a need does arise.

The resynchronization operation can be initiated by the token-holding master at any time by the use of the RESYNC command. The RESYNC command sends a special

ECHELON

message (CMD_RESYNC) to the slave which in turn triggers it to send its own special message (CMD_ACKSYNC) back to the master. Thus, a two-way communication has taken place and the token has been passed from the master to the slave and back to the master again.

It is recommended that any device (maste or slave) in a system be aware of the other device's reset so that synchronization may be reestablished.

Most of the operations described by the above state diagrams, in addition to the synchronization operations, are transparent to the NEURON CHIP application programmer. They are automatically executed by the NEURON CHIP's firmware. When interfacing a foreign processor to the NEURON CHIP, however, the above-mentioned operations must be explicitly carried out by the attached processor.

The NEURON C programming language allows access to the parallel I/O object. The following section describes the available resources within the NEURON C programming language.

NEURON C Resources

The parallel I/O object is declared in a NEURON C program using the following syntax (see the LONBUILDER™ NEURON C Programmer's Guide for details):

```
IO 0 parallel slave|slave b|master io object name;
```

In order to use the parallel I/O object of the NEURON CHIP, io_in and io_out require a pointer to the parallel_io_interface structure defined below.

The previous structure must be declared, with an appropriate definition of maxlength signifying the largest expected buffer size for any data transfer.

In the case of io_out, length is the number of bytes to be transferred out and is set by the user program. In the case of io_in, length is the number of bytes to be transferred in. If the incoming length is larger than length then the incoming data stream is truncated to length bytes. The length field must be set before calling io_in or io_out. The max value for the length and maxlength field is 255.

The parallel I/O object of the NEURON CHIP is easily accessed with the use of built-in NEURON C functions and events. The following functions and events are provided specifically for use with the parallel I/O object:

•io_in_ready	This event becomes TRUE whenever a message arrives on the parallel bus that must be read. The application must then call io_in to retrieve the data.
•io_out_request	This function is used to request an io_out_ready indication for an I/O object. It is up to the application to buffer the data until the io_out_ready event is TRUE.
•io_out_ready	This event becomes TRUE whenever the parallel bus is in a state where it can be written to and the io out_request

function was previously invoked. The application must then call the io out function to write the data to the parallel port.

NEURON C applications may be written that use the parallel bus in a uni-directional manner (i.e., applications may be written without either an io_in_ready or io_out_ready when clauses). In the case where no io_in function exists, it is up to the programmer to assure that no read transfers of real data messages will ever be required by the application. This is to protect the device on the other side of the bus from waiting forever on a data transfer.

Refer to the NEURON CHIP-to-NEURON CHIP Interface section of this document for an actual example which uses the above NEURON C functions and events.

Timing

The following is the detailed timing specification for the parallel I/O object. All three modes of the object are included. Note that these are typical observed numbers and are not meant to replace actual device characterization.




Figure 6. Timing diagrams for a Master-Slave A interface.




Figure 7. Timing diagrams for a Master-Slave B interface

Parameter	Description	Value
T _{rcs}	R/~W setup before	25 ns
	~CS active (min)	
Tdsetup	Data setup before ~CS	25 ns
F	rising edge (min)	
Tdhold	Data hold after ~CS	25 ns
	inactive (min)	
T _{cshs}	~CS rising edge	25 ns
	to HS transition (min)	
T _{cslo}	~CS low pulse width	50 ns
	(min)	
Tnwrhs	New data to HS	200 ns
T _{dvcs}	Data valid to ~CS	250 ns
	rising edge (min)	
T _{csdi}	~CS rising edge to	>200 ns
	data invalid (min)	
T _{csoe}	~CS to slave output enabled	50 ns
T _{csod}	~CS to slave output disabled	50 ns
Tacs	Address valid to ~CS	50 ns
T _{csa}	~CS inactive to addr invalid	25 ns

The maximum data transfer rate for the parallel I/O object is one byte per 2.4 $\mu s,$ or 3.3 Mbps, for a NEURON CHIP operating at 10MHz.

€ ECHELON

NEURON CHIP-to-NEURON CHIP Interface

The parallel connection of one NEURON CHIP to another is accomplished by assigning one as the master device and the other as a slave A device. The hardware requirements in this case reduce to a direct, one-to-one, connection of all eleven I/O pins on both sides.

The following program illustrates a typical parallel I/O processing interface routine which would reside on both the master and the slave (A) NEURON CHIPS.

```
IO_0 parallel slave s_bus;
#define DATA SIZE 255
struct parallel_io_interface
                                    //length of data field
   unsigned int length;
   unsigned int data [DATA SIZE];
}piofc;
when (io in ready(s bus))
                                    //ready to input data
   piofc.length = DATA SIZE;
                                    //number of bytes to read
                                    //get 10 bytes of incoming data
   io_in (s_bus, &piofc);
}
                                    //ready to output data
when (io_out_ready(s_bus))
                                    //number of bytes to write
   piofc.length = 10;
                                    //output 10 bytes from buffer
   io out(s_bus, &piofc);
when(...)
                                    //user defined event
   io out request (s bus);
                                    //post the write transfer request
```

NEURON-to-Foreign Processor Interface (Slave B mode)

This example illustrates the use of the slave B mode of the parallel I/O by interfacing the NEURON CHIP to the Motorola 68HC11 microcontroller. The 68HC11 is the master and the NEURON CHIP is the slave residing on 68HC11's address space.

No interface circuitry is needed aside from some address decoding logic that would allow the 68HC11 to access the NEURON CHIP by using specific addresses (one address for the data register and one for the control register). A typical design for this address decoding logic is shown in figure 8.




Figure 8. Address decoding logic for interfacing the NEURON CHIP to the 68HC11

The following is the assembly program listing that runs on the 68HC11. The corresponding code for the NEURON CHIP is identical to the one shown in the NEURON CHIP-to-NEURON CHIP example. Due to the transparent nature of the communication protocol at the NEURON C programming level, the NEURON CHIP programmer need not be aware that the interface is to a 68HC11 (or any other foreign processor for that matter) instead of to another NEURON CHIP.

```
** Test program for master/SlaveB mode where
** master is resident on 68HCll and slave
** is resident on the NEURON CHIP.
**
** The code below implements the 68HC11 portion,
** receiving any data and sending pre-defined data
** messages. This code is implemented more as a test
** of the interface rather than a test of the protocol.
*****************
NEURON ADDR equ $df00
DEBUG ADDR equ $0030
HS MASK equ $01
MAXMSGLEN equ $20
               $0
EOM
        equ
TRUE
         equ
               $1
FALSE equ
               $0
CMD RESYNC equ
               $5A
CMD ACKSYNC equ
               $07
** The NEURON CHIP is sitting on the HCll's data bus with a chip
** select address decoder set to the following addresses.
data
         equ $df00
               $df01
control equ
        $0000
  ORG
                    * boolean representing which side has the
  XDEF
          token
                      * token
          RMB 1
token
                    * general purpose counter
  XDEF
          counter
counter
          RMB 1
        msgi * message in structure
  XDEF
msgi
          RMB
               34
```

```
mi command equ 0 * location of command in the msg structure
mi length equ 1 * location of data length in " "
         equ 2 * location of start of data in " "
mi data
  * Program Section
  ORG $E000
***********
** start of parallel master code
***************
  XDEF start pio
start_pio
  JSR master init * initialize
  XDEF main loop
main_loop
               * load token
  LDAB token
  BEQ no_token
                 * if token==0, can't write
  JSR pio_write     * send code message
no token
  * This test program receives any messages
  JSR pio_read *try to read
  BRA main loop
                *repeat
***********
** wait hs
   When the NEURON CPU reads or writes the data port,
   it drives the HS line low. The master must wait for
   HS low before reading from or writing to the port.
*************
  XDEF wait_hs
wait hs:
  LDAB control
  ANDB #HS MASK
  BNE wait hs
```

RTS ** master_init ** Proceed with the standard synchronization with the ** NEURON. Write the CMD_RESYNC value plus EOM. Wait ** for the CMD_ACKSYNC value. Return owning token. ******************* XDEF master_init master init JSR wait hs * wait for H.S. LDAB #CMD RESYNC * STAB data * send the resync value JSR write eom * and the EOM. JSR wait hs * wait for the CMD_ACKSYNC. LDAB data * read data from the port CMPB #CMD ACKSYNC BEQ read_complete * repeat if not sync'ed BRA master init ********* ** pio_read ****************** XDEF pio_read pio read LDAB control *load control ANDB #HS MASK BEQ da RTS *no data avaialble * We have data available, handshake line is low LDY #msgi * set up Y index * read data from the port LDAB data

* store in message.command



INY

STAB 0, Y

```
BNE have data * go get data, if command!=NULL
  * This was token passing message (NULL)
            * msgi.length=0
  CLR
      0, Y
  BRA read_complete
  * Since the command was non-zero, get the length byte next.
have data
  JSR
      * read data from port
  LDAB data
                  * msgi.length=ACCB
  STAB 0, y
  INY
  STAB counter * set up the counter
loop_data
  LDAB counter *load the counter, Z=1, if counter==0
     read complete *if counter==0, we are done
  * There is more data to be read from port.
      wait_hs
                 *wait for data available
  LDAB data *read byte from data port
               *store byte at Y[0]
  STAB 0, Y
  INY
                *increment Y
  DEC counter *decrement counter
  BRA loop_data
read complete
  LDAB #TRUE
  STAB token
  JSR wait hs *wait for EOM to be sent
  RTS
***************
** pio write
*****************
  XDEF pio write
pio write
```

```
LDY
       #msgo
                 *load pointer to message
  LDAB 0,Y
                 *store Y[0] in ACCB
  STAB data
                 *X[0]=Y[0]
  BEQ
       write eom *if command !=0 , then there is a message
  * There is data (non-zero command) so send it
is_data:
  INY
                 *increment to length
  JSR wait_hs *wait for handshake
  LDAB 0,Y
                 *load length byte
  STAB counter
                 *store in counter
  STAB data *send the length
  * Send the data
send next
  LDAB counter *load the counter
  BEQ write_eom *if counter==0, then done
  DEC counter
                 *counter--
                 *increment message pointer
  INY
                 *wait for receiver
  JSR wait_hs
  LDAB 0, Y
                  *load the next byte
  STAB data *send the byte
  BRA send_next
  XDEF write eom
write_eom
  JSR wait hs
                 * wait before sending EOM
  CLR data
                 * send EOM
  CLR token * token=FALSE
  RTS
  * coded outgoing message:
  XDEF msgo
msgo
  FCB $01,$05,$51,$52,$53,$54,$55
  END
```